Reliable and Variation-Tolerant Interconnection Network for Low Power MPSOCS

Kakoee, Mohammad Reza (2012) Reliable and Variation-Tolerant Interconnection Network for Low Power MPSOCS, [Dissertation thesis], Alma Mater Studiorum Università di Bologna. Dottorato di ricerca in Ingegneria elettronica, informatica e delle telecomunicazioni, 24 Ciclo. DOI 10.6092/unibo/amsdottorato/4407.
Documenti full-text disponibili:
Documento PDF (English) - Richiede un lettore di PDF come Xpdf o Adobe Acrobat Reader
Download (8MB) | Anteprima


Multi-Processor SoC (MPSOC) design brings to the foreground a large number of challenges, one of the most prominent of which is the design of the chip interconnection. With a number of on-chip blocks presently ranging in the tens, and quickly approaching the hundreds, the novel issue of how to best provide on-chip communication resources is clearly felt. Scaling down of process technologies has increased process and dynamic variations as well as transistor wearout. Because of this, delay variations increase and impact the performance of the MPSoCs. The interconnect architecture inMPSoCs becomes a single point of failure as it connects all other components of the system together. A faulty processing element may be shut down entirely, but the interconnect architecture must be able to tolerate partial failure and variations and operate with performance, power or latency overhead. This dissertation focuses on techniques at different levels of abstraction to face with the reliability and variability issues in on-chip interconnection networks. By showing the test results of a GALS NoC testchip this dissertation motivates the need for techniques to detect and work around manufacturing faults and process variations in MPSoCs’ interconnection infrastructure. As a physical design technique, we propose the bundle routing framework as an effective way to route the Network on Chips’ global links. For architecture-level design, two cases are addressed: (I) Intra-cluster communication where we propose a low-latency interconnect with variability robustness (ii) Inter-cluster communication where an online functional testing with a reliable NoC configuration are proposed. We also propose dualVdd as an orthogonal way of compensating variability at the post-fabrication stage. This is an alternative strategy with respect to the design techniques, since it enforces the compensation at post silicon stage.

Tipologia del documento
Tesi di dottorato
Kakoee, Mohammad Reza
Dottorato di ricerca
Scuola di dottorato
Scienze e ingegneria dell'informazione
Settore disciplinare
Settore concorsuale
Parole chiave
System-on-Chip(SOC),Multi-Processor System-on-Chip(MPSOC), Network-on-Chip (NOC),Dynamic and Static Variation, Physical Design, Test and Reliability in Nocs, Fault Tolerance in Nocs, Ultra Low Latency on-Chip Interconnect Fabric, Variation tolerant on-Chip Interconnect Fabric
Data di discussione
17 Maggio 2012

Altri metadati

Statistica sui download

Gestione del documento: Visualizza la tesi